29-11-2018, 07:32 AM
I hadn't realised you could generate trig tables in VHDL like that. If you want efficient use of ROM space then you need extra logic to give 2 or 4 fold symmetry. The Xilinx trig cores do this automatically.
www.borinsky.co.uk Jeffrey Borinsky www.becg.tv







